2N930UB Temperature-Power Derating Guidelines
NPN Low Power Silicon Transistor. Package, Surface Mount UB Package.

2N930UB Temperature Power Derating Curve
2N930UB Derating Curve

Use the Graph to determine how much to derate power [wattage] based on ambient operational temperature. Transistor Derating Curves
Temperature derating is a standard design practice for electrical engineers.

Refer to MIL-PRF-19500/253K; Semiconductor Transistor, NPN, Silicon, Low-Power, Types 2N930 and 2N930UB, JAN, JANTX, JANTXV, JANS, JANHC, AND JANKC
[TO-18, UB surface mount package]
Inactive for new designs, use MIL-PRF-19500/376 [2N2484]

Absolute Maximum Ratings:
Collector Emitter Voltage = 45 volts
Power Dissipation 250C = 300mW
Operating Temperature = -55 to +2000C



UB Surface Mount Package Drawing
Google
UB SMD Tab Locations
UB Transistor Package

Related: 2N930 BJT

Listing of
Transistor Manufacturers

How to Derate;
Guideline for Derating Components

Engineering Key Words:
Transistor, Component Derating, reliability,
Sizing, Derate, Semiconductor, 2N930UB,
Insulation, Rated Temp, Temperature,
Guide, How To, Guideline, Example, SMD
Burn-Out, Design, Failure, Qualified, BJT
Obsolete, Out-dated, Legacy

Leroy's Web Page
Home

Electronic Parts and Equipment Distributors Electronic Component Manufacturers OEM Electronic Equipment Manufacturers EDA Software Producers CAD/CAE Software Engineering Standards, Book Stores, and Publications Interface/Embedded Computer Bus Electronic Engineering Design Data Engineering Reference Information.
DistributorsComponents Equipment Software Standards Buses Design Reference
Last Modified 9/5/09
Copyright © 1998 - 2009 All rights reserved Leroy Davis