2N3762U4 Temperature-Power Derating Curve [2N3763, 2N3764, 2N3765]
PNP Silicon Switching Transistor. Package, TO-39 Metal Can [TO-5, TO-46, U4].
2N3762U4 Applications; not yet identified.

2N3762U4 Temperature vs Power Curve
2N3762U4 Temperature-Power Derating Graph

Use the Graph to determine the amount of power to derate based on operational ambient temperature [case temperature]. The curves cover a Surface Mount Device [SMD] as shown in the attached graphics.
Note that unlike many other derating graphs this curve uses Case Temperature vs Wattage, and not ambient temperature.
Transistor Derating Curves
Temperature derating is a standard design practice for electrical engineers.

Refer to MIL-PRF-19500/396K; Semiconductor Transistor, PNP, Switching, Types 2N3762, 2N3762L, 2N3762U4, 2N3762UA, 2N3763, 2N3763L, 2N3763U4, 2N3763UA, 2N3764, and 2N3765, JAN, JANTX, JANTXV, JANS, JANSM, JANSD, JANSP, JANSL, JANSR, JANSF, JANSG, JANSH JANHCA, JANKCA, JANKCAM, JANKCAD, JANKCAP, JANKCAL, JANKCAR, JANKCAF, JANKCAG, and JANKCAH, [TO-5, TO-39, TO-46, U4/UA surface mount]
Qualified per MIL-PRF-19500/396

2N3762U4 Maximum Ratings:
Collector Emitter Voltage [Vceo] = 40 volts dc
Collector Base Voltage [Vceo] = 40 volts dc
Emitter Base Voltage [Vebo] = 5 volts dc
Collector Current [Ic] = 1.5 amps dc
Power Dissipation 250C = 10 Watt [maximum]
Operating Temperature = -65 to +2000C

Transistor Manufacturers, and Guideline to Derating Electronic Components



UA Surface Mount Device
UA Case Package Schematic and pinout

Graph Notes:
1. Maximum theoretical derate design curve. This is the true inverse of the worst case thermal resistance value. All devices are capable of operating at < TJ specified on this curve. Any parallel line to this curve will intersect the appropriate power for the desired maximum TJ allowed.
2. Derate design curve constrained by the maximum junction temperature (TJ < 200oC) and power rating specified.
3. Derate design curve chosen at TJ < 150oC, where the maximum temperature of electrical test is performed.
4. Derate design curve chosen at TJ < 125oC, and 1100C to show power rating where most users want to limit TJ in their application.

Google
TO-39 Transistor
TO-39 metal can

Related; PNP Low Power Transistor, BJT
Derating curves for a 2N3762 BJT
Derating curves for a 2N3762UA BJT
Derating curves for a 2N3764 BJT
Derating curves for a 2N3765 BJT

U4 SMD Pad Locations
U4 SMD Package

Engineering Key Words:
Transistor, Component Derating, Reliability,
Sizing, Derate, Semiconductor, 2N3762,
Insulation, Rated Temp, Temperature,
Guide, How To, Guideline, Example, PNP
Burn-Out, Design, Failure, Qualified, U4.
Stress, MTBF

Leroy's Web Page
Home

Electronic Parts and Equipment Distributors Electronic Component Manufacturers OEM Electronic Equipment Manufacturers EDA Software Producers CAD/CAE Software Engineering Standards, Book Stores, and Publications Interface/Embedded Computer Bus Electronic Engineering Design Data Engineering Reference Information.
DistributorsComponents Equipment Software Standards Buses Design Reference
Last Modified 8/20/09
Copyright © 1998 - 2009 All rights reserved Leroy Davis