RapidIO Bus Description

RapidIO defines a high-performance, packet-switched [276 bytes], interconnect technology designed for passing data and control information between microprocessors, DSPs, communication and network processors, system memory, and peripheral devices.

RapidIO may be used as a chip-to-chip and board-to-board communications bus. RapidIO may be found as a bus on a single PC card or used as a back plane interconnect bus. RapidIO uses a full duplex interface with either an 8-bit or 16-bit [unidirectional] Input and Output at 10Gbps, using LVDS [Low Voltage Differential Signaling]. RapidIO payloads are double-word 8-byte aligned big-endian. RapidIO uses a 16-bit CRC. X¹⁶+ X¹²+ X⁵+1. Device drivers are Source Terminated, device receivers require a differentially termination 100 ohm resistor.

RapidFabric is an extension to RapidIO. RapidFabric adds a serial physical layer, flow control, multicast, protocol encapsulation/internetworking and high-end traffic-management capabilities. The RapidFabric extensions may be fully backward compatible with the RapidIO interface [depending on the extensions used].

RapidIO Bus Standards

RapidIO 2.1 Specification [09/2009]

RapidIO Trade Association [www.rapidio.org]

RapidIO Bus Interface IC Vendors

RapidIO uses LVDS [Low Voltage Differential Signaling],
per the EIA-644 standard.

Altera {FPGA Physical Interfaces, RapidIO IP Cores}

Avago Technologies {8-port, 4x switch fabric IC}

Freescale Semiconductor, Inc. {MPC8540 RapidIO - Enabled Processor IC Manufacturer}

Lattice {RapidIO IP (Serial RapidIO core, physical layer specification}

LSI Corporation {RapidIO IP (Intellectual Property) ASIC Solution}

Mercury Computer Systems, Inc. {RapidIO IP (Intellectual Property) Core, Serial RapidIO 8-Port Switch IC}

Praesum Communications Inc. {RapidIO IP (Intellectual Property) LVDS Physical Layer, Serial Physical Layer}

Xilinx {Virtex FPGA Core, RapidIO Physical Layer Interface}

LVDS [IEEE-644] Interface level

Home
Distributors	Components	Equipment	Software	Standards	Buses	Design	Reference

Modified: 3/04/12
Copyright © 1998 - 2016 All rights reserved Larry Davis