PXI Express Bus Hybrid-Peripheral Slot Pinout




PXI Express Bus Hybrid-Peripheral Slot Connector Pinout and Signal names
The PXI Express Hybrid Peripheral slot pinout is provided below.
Note; this is just one of the possible slot pin-outs, refer to the PXI-express link below for the others.


PXIe XP4/XJ4 Connector Signal Assignments
Pin # Signal name Signal name Signal name Signal name Signal name Signal name Signal name
-- Row Z Row A Row B Row C Row D Row E Row F
1 GND GA4 GA3 GA2 GA1 GA0 GND
2 5Vaux GND SYSEN# WAKE# ALERT#
3 12V 12V GND GND GND
4 GND GND 3.3V 3.3V 3.3V
5 PXI_TRIG3 PXI_TRIG4 PXI_TRIG5 GND PXI_TRIG6
6 PXI_TRIG2 GND ATNLED PXI_STAR PXI_CLK10
7 PXI_TRIG1 PXI_TRIG0 ATNSW# GND PXI_TRIG7
8 RSV GND RSV PXI_LBLL6 PXI_LBR6




PXIe XP3/XJ3 Connector Signal Assignments
Pin # Signal name Signal name Signal name Signal name Signal name Signal name Signal name Signal name Signal name
-- Row A Row B Row ab Row C Row D Row cd Row E Row F Row ef
1 PXIe_CLK100+ PXIe_CLK100- GND PXIe_SYNC100+ PXIe_SYNC100- GND PXIe_DSTARC+ PXIe_DSTARC- GND
2 PRSNT# PWREN# PXIe_DSTARB+ PXIe_DSTARB- PXIe_DSTARA+ PXIe_DSTARA-
3 SMBDAT SMBCLK RSV RSV RSV RSV
4 MPWRGD PERST# RSV RSV 1Refclk+ 1Refclk-
5 1PETp0 1PETn0 1PERp0 1PERn0 1PETp1 1PETn1
6 1PETp2 1PETn2 1PERp2 1PERn2 1PERp1 1PERn1
7 1PETp3 1PETn3 1PERp3 1PERn3 1PETp4 1PETn4
8 1PETp5 1PETn5 1PERp5 1PERn5 1PERp4 1PERn4
9 1PETp6 1PETn6 1PERp6 1PERn6 1PETp7 1PETn7
10 RSV RSV RSV RSV 1PERp7 1PERn7




PXIe P1/J1 Connector Signal Assignments
Pin # Signal name Signal name Signal name Signal name Signal name Signal name Signal name
-- Row Z Row A Row B Row C Row D Row E Row F
1 GND 5V -12V TRST# +12V 5V GND
2 TCK 5V TMS TDO TDI
3 INTA# INTB# INTC# 5V INTD#
4 IPMB_PWR HEALTHY# V(I/O) INTP INTS
5 BRSVP1A5 BRSVP1B5 RST# GND GNT#
6 REQ# GND 3.3V CLK AD[31]
7 AD[30] AD[29] AD[28] GND AD[27]
8 AD[26] GND V(I/O) AD[25] AD[24]
9 C/BE[3]# IDSEL AD[23] GND AD[22]
10 AD[21] GND 3.3V AD[20] AD[19]
11 AD[18] AD[17] AD[16] GND C/BE[2]#
12 - 14
KEY
15 GND 3.3V FRAME# IRDY# BD_SEL# TRDY# GND
16 DEVSEL# GND V(I/O) STOP# LOCK#
17 3.3V IPMB_SCL IPMB_SDA GND PERR#
18 SERR# GND 3.3V PAR C/BE[1]#
19 3.3V AD[15] AD[14] GND AD[13]
20 AD[12] GND V(I/O) AD[11] AD[10]
21 3.3V AD[9] AD[8] M66EN C/BE[0]#
22 AD[7] GND 3.3V AD[6] AD[5]
23 3.3V AD[4] AD[3] 5V AD[2]
24 AD[1] 5V V(I/O) AD[0] ACK64#
25 5V REQ64# ENUM# 3.3V 5V


Additional PXI notes:


PXI stands for Compact PCI for Instrumentation Bus
The number sign in the pinout table above refers to: "A # symbol at the end of a signal name indicates that the signals asserted state occurs when it is at a low voltage. The absence of a # symbol indicates that the signal is asserted at a high voltage.
The pin descriptions which indicate a Key is not a pin, but a male or female void [key].
The V(I/O) pins are un-named in this table. In a +5 volt system the V(I/O) pins are +5volts, in a +3.3volt system the V(I/O) pins are +3.3 volts.

PXI [and cPCI] uses 2mm 'Hard Metric'; IEC 1076-4-101, a number of different pin arrangements. Normally the outside Ground rows (which are compression pins) 'Z' and 'F' are not counted as pins. OEM pin numbering may be by cPCI or in accordance with IEC 61076-4-101 (which is reversed). The term "Hard Metric" only means that metric dimensions are preferred ~ with-out regard to inches.

PXI [and cPCI] 2mm connectors mating distances [12.50mm] matches the 96 pin DIN 41612 connectors used with other EuroCard packaging [IEC 273 or IEEE 1101, 1101.10], like VMEbus. FutureBus connectors, which also use 2mm style has a mating distance of 10mm, and is not compatible with cPCI connectors.


The connector types below are counting signal pins (not the ground rows), as indicated on many data sheets:

Type A connector; 110 pins, Keyed (J1/J4),([25 rows x 5 columns] - [3 rows x 5 columns of Key])
Type B connector; 110 pins (J2/J5), [22 x 5]
Type B connector; 95 pins (J3), [19 x 5]. This is also used as P0 with VME64
Type C connector; 55 pins [11 x 5]
Type AB connector; 95, 110, or 125 pins

There are other stlyes:
Type L connector; # contact cavities to accept power insert contacts
Type M connector; # contact cavities to accept power insert contacts/with half the connector having normal pins

Back to the main PXI Compact PCI [cPCI] for Instrumentation Bus page, which contain a description of the bus, connector manufacturer, and IC manufacturer links.


Site Navigation: Engineering Home > Electrical Buses > Backplane Buses > PXIe Bus > PXIe Peripheral Slot Signal Assignments.


PC motherboard
Home

Distributor rolodex Electronic Components Electronic Equipment EDA CDROM Software Engineering Standards, BOB card Cabled Computer Bus Electronic Engineering Design Table Conversion DB9-to-DB25.
DistributorsComponents Equipment Software Standards Buses Design Reference

Modified 6/13/15
Copyright © 1998 - 2016 All rights reserved Larry Davis